(54) Title: DEVICE FOR AND METHOD OF STORING IDENTIFICATION DATA IN AN INTEGRATED CIRCUIT

(57) Abstract: In a device (1), which is preferably a test device (1), there are provided data generating means (5) for generating device identification data (DIDA) significant with regard to the device (1) itself, which device identification data (DIDA) may be fed to an integrated circuit (2) introduced into the device (1), the integrated circuit (2) comprising a memory (12), with a memory area (13) which is provided and designed to store the device identification data (DIDA)

— *before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments*

*For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

Device for and method of storing identification data in an integrated circuit

The invention relates to a device for storing identification data in an integrated circuit.

The invention further relates to a method of writing identification data into an integrated circuit.

5          The invention further relates to an integrated circuit with memory means for storing identification data.

Such a device, such a method and such an integrated circuit have long been known among the experts. In this context, reference may be made, for example, to the

10        following patent documents, namely US 6 018 686 A, US 5 642 307 A, US 6 154 872 A and US 5 369 747 A.

With the known solutions, it is already known to store the most varied identification data in an integrated circuit, in order, after manufacture of such an integrated circuit, to be able to draw conclusions regarding manufacture and testing. For example, it is

15        known to store identification data in an integrated circuit which are significant with regard to place of manufacture, date of manufacture, the original position of an integrated circuit in a wafer, the result of a testing procedure and the like.

It is likewise already known to store in an integrated circuit an identification number unique to this integrated circuit, which identification number offers the possibility of

20        being able at any time to identify unambiguously the relevant integrated circuit. It was hitherto conventional to issue such identification numbers for integrated circuits from a central office of a manufacturer of such integrated circuits, even if manufacture of such integrated circuits took place at different production sites. A specific quota of such unique identification numbers was then made available for each production site, which quota was

25        then issued to the relevant production site. It has emerged that this procedure is disadvantageous insofar as a relatively large number of unused identification numbers was wasted. It has further emerged that certain data and information relating to the manufacture and testing of integrated circuits were not contained in the identification numbers issued hitherto, which causes problems in some instances of application.

It is an object of the invention to eliminate the above-described problems and to provide an improved device, an improved method and an improved integrated circuit.

To achieve the above-mentioned object, features according to the invention are provided for a device according to the invention, so that a device according to the invention may be characterized in the following way, namely:

A device for storing identification data in an integrated circuit,
which device comprises first data generating means for generating device identification data significant with regard to the device itself.

To achieve the above-mentioned object, features according to the invention are provided for a method according to the invention, so that a method according to the invention may be characterized in the following way, namely:

A method of writing identification data into an integrated circuit,
in which method device identification data are generated, which device identification data are significant with regard to a device itself designed for storing identification data in an integrated circuit and are stored in memory means of the integrated circuit.

To achieve the above-mentioned object, features according to the invention are provided for an integrated circuit according to the invention, so that such an integrated circuit according to the invention may be characterized in the following way, namely:

An integrated circuit with memory means for storing identification data,
wherein the memory means comprise a first memory area, which first memory area is designed for storing device identification data, which device identification data are significant with regard to a device for storing the identification data.

By providing the features according to the invention, it is possible, in a very simple manner and with very little additional effort, to ensure that, during manufacture of an integrated circuit, device identification data are generated, which device identification data are significant with regard to a device itself designed to store identification data in an integrated circuit, so that, in the case of a finished integrated circuit, device identification data are stored in this integrated circuit which are significant with regard to that device itself by means of which identification data for the integrated circuit were stored in the relevant integrated circuit, so that the great, hitherto unachieved advantage is obtained that, in the case of a finished integrated circuit, it may also be established with which device identification data stored in the integrated circuit have been stored. This provides the advantage that, even in the event of there being a plurality of devices at one production site for storing identification data in an integrated circuit, each of these devices may subsequently be

refindable or traceable by means of the device identification data stored in an integrated circuit, which is of particularly great advantage when, in the case of an integrated circuit, shortcomings are discovered after completion thereof which may be attributed to the device for storing identification data.

5         A further advantage is achieved by providing the measures according to the invention in that, due to use of the device identification data, it is no longer essential for unique identification numbers for integrated circuits to be issued from a central office, but rather they may advantageously be issued in decentralized manner by each device for storing identification data in integrated circuits, because the unique identification numbers may be

10 distinguished from one another in a simple manner in that the device identification data contained in each of these unique identification numbers are identified.

The measures according to the invention are particularly important and advantageous when the device for storing identification data in an integrated circuit is a test device for testing the integrated circuit. In this case, it has proven highly advantageous for

15 data words to be stored in an integrated circuit as device identification data, which data words store the site of the relevant test device and additionally the number that was issued to this test device.

In connection with the above-described measures according to the invention, it has proven highly advantageous for count data to be stored in an integrated circuit in addition

20 to the device identification data, which count data represent the number of wafers with integrated circuits processed by a device for storing identification data in an integrated circuit. This advantageously ensures the unique nature of the identification number stored in an integrated circuit.

In addition, it has proven advantageous, in connection with the above-

25 mentioned measures, for position data also to be stored in an integrated circuit in addition to the device identification data and optionally the count data, which position data represent a position of the integrated circuit on a wafer. Although this measure is already known per se, it is also advantageous in the context of the present invention.

The above-stated aspects of the invention and further aspects thereof emerge

30 from the example of embodiment described below and are explained with reference to this example of embodiment.

The invention will be further described with reference to an example of embodiment shown in the drawings, to which, however, the invention is not restricted.

Fig. 1 is a highly schematic representation, in the form of a block diagram, of a device according to an example of embodiment of the invention, consisting of a test device for an integrated circuit.

Fig. 2 shows schematically identification data which are stored in an integrated circuit according to an example of embodiment of the invention.

Fig. 1 shows a device 1 for storing identification data IDA in an integrated circuit 2. In this instance, the device 1 is a test device 1, by means of which the integrated circuit 2 may be tested in order to check that the integrated circuit 2 is in proper service condition.

The test device 1 comprises test means 3, which exhibit a test stage 4 by means of which test procedures may be executed to test an integrated circuit 2 introduced into the test device 1 and located on a wafer. The stated test procedures and the introduction of the integrated circuit 2 into the test device 1 are not examined here in any more detail, since they are not relevant in the present context.

The test means 3 further comprise first data generating means 5, second data generating means 6, third data generating means 7 and fourth data generating means 8. The four above-mentioned data generating means 5, 6, 7 and 8 are components of data processing means 9 of the test means 3. The first data generating means 5 are provided and designed to generate device identification data DIDA significant with regard to the test device 1 itself. The device identification data DIDA here consist of data which represent the site of the test device 1 and the number of the test device 1, which number was issued either by the manufacturer of the integrated circuit 2 or by the manufacturer of the test device 1. The second data generating means 6 are provided and designed to generate count data CDA. The count data CDA represent the number of wafers tested by the test device 1. The third data generating means 7 are provided and designed to generate position data PDA. The position data PDA represent the position of an integrated circuit 2 on a wafer. This may be that position which an integrated circuit 2 occupied on a wafer before separation from said wafer. The fourth data generating means 8 are provided and designed to generate manufacturer data MDA. The manufacturer data MDA are significant with regard to the manufacturer of an integrated circuit 2.

In the course of testing an integrated circuit, the identification data IDA generated by means of the test means 3, i.e. the device identification data DIDA and the count data CDA and the position data PDA and the manufacturer data MDA, are preferably

transmitted at the end of said testing via a connection 10 indicated schematically in Fig. 1 to the integrated circuit 2 introduced into the test device 1.

The integrated circuit 2 comprises IC data processing means 12, by means of which data transmitted to the integrated circuit 2 may be processed and by means of which data contained in the integrated circuit 2 may likewise be processed. The integrated circuit 2 further comprises memory means 12. The memory means 12 are provided and designed to store a plurality of data, which will not be examined overall in any more detail here. It should however be noted in the present instance that the memory means 12 comprise a first memory area 13, a second memory area 14, a third memory area 15 and a fourth memory area 16.

The first memory area 13 is provided and designed to store device identification data DIDA. The second memory area 14 is provided and designed to store count data CDA. The third memory area 15 is provided and designed to store position data PDA. The fourth memory area 16 is provided and designed to store manufacturer data MDA.

Fig. 2 is a schematic representation of a data word as an example of a possible configuration of identification data. This data word consists of a total of seven bytes, which bytes exhibit the byte numbers UID0, UID1, UID2, UID3, UID4, UID5 and UID6. The manufacturer data MDA are stored in the byte bearing the byte number UID0. The eight least significant bits of position data PDA representing the x coordinate are stored in the byte bearing byte number UID1. The eight least significant bits of position data PDA representing the y coordinate are stored in the byte bearing byte number UID2. The device identification data DIDA are stored in the byte bearing byte number UID3, i.e. those data which represent the site of the test device 1 and the number of the test device 1. The sixteen least significant bits of the count data CDA are stored in the two bytes bearing byte numbers UID4 and UID5, these being the sixteen least significant bits of a 20 bit counter of the test device 1, which 20 bit counter is a component of the second data generating means 6 of the test means 3. The two most significant bits of the position data PDA representing the x coordinate, followed by the two most significant bits of the position data PDA representing the y coordinate and then the four most significant bits of the count data CDA, constituting the four most significant bits of the 20 bit counter of the test device 1, are stored in succession in the byte bearing byte number UID6.

It may be mentioned that both the test stage 4 and the data processing means 9 may take the form of a microcomputer or a hard-wired logic circuit. In a preferred construction using a microcomputer, the 20 bit counter may simply take the form of a count variable. The count variable is increased from a starting value, for example decimal zero (0),

by a value, for example decimal one (1), if a new wafer with integrated circuits is introduced into the test device 1, so that, when identification data IDA are subsequently stored in further integrated circuits, it is ensured that the identification data IDA are unique, i.e. no integrated circuits may occur which have identical identification data IDA, since a test device's

5      combinations of position data PDA and count data CDA always differ. It should be mentioned that the 20 bit counter may be reduced from another starting value, for example the maximum value which the 20 bit counter is capable of displaying, by a value, for example one (1). Such and other counter manipulations are known to a person skilled in the art, for which reason they will not be examined in any more detail here.

10     It may be mentioned that the count data CDA may likewise represent the number of storing processes performed with regard to identification data IDA. In this respect, the 20 bit counter is always increased for example by a value one (1) if storage of the identification data IDA in an integrated circuit has been successful, so that the uniqueness of the identification data IDA is ensured in the case of successive storage of identification data

15     IDA in further integrated circuits. Understandably, the yield achievable with this method is lower than with the method using "wafer counting", i.e. fewer integrated circuits with unique identification data IDA are possible.

CLAIMS:

1.          A device (1) for storing identification data (IDA) in an integrated circuit (2),
            which device (1) comprises first data generating means (5) for generating
device identification data (DIDA) significant with regard to the device (1) itself.

5   2.          A device (1) as claimed in claim 1,
            in which second data generating means (6) are provided for generating count
data (CDA), which count data (CDA) represent the number of wafers with integrated circuits
processed with the device (1).

10  3.          A device (1) as claimed in claim 1 or claim 2,
            in which the device (1) takes the form of a test device (1) for testing the
integrated circuit.

4.          A method of writing identification data (IDA) into an integrated circuit (2),
15              in which method device identification data (DIDA) are generated, which
device identification data (DIDA) are significant with regard to a device (1) itself designed
for storing identification data (IDA) in an integrated circuit (2) and are stored in memory
means (12) of the integrated circuit (2).

20  5.          A method as claimed in claim 4,
            in which count data (CDA) are generated, which count data (CDA) represent
the number of wafers with integrated circuits processed with the device (1) and which count
data (CDA) are stored in memory means (12) of the integrated circuit (2).

25  6.          A method as claimed in claim 4 or claim 5,
            in which position data (PDA) are additionally generated, which position data
(PDA) represent a position of the integrated circuit (2) on a wafer and are stored in memory
means (12) of the integrated circuit (2).

7.          An integrated circuit (2) with memory means (12) for storing identification data (IDA), in which the memory means (12) comprise a first memory area (13), which first memory area (13) is designed for storing device identification data (DIDA), which device identification data (DIDA) are significant with regard to a device (1) for storing in the

5    identification data (IDA).


8.          An integrated circuit (2) as claimed in claim 7,

           in which the memory means (12) comprise a second memory area (14), which second memory area (14) is designed for storing count data (CDA), which count data (CDA)

10   represent the number of wafers with integrated circuits processed with the device (1).


9.          An integrated circuit (2) as claimed in claim 7 or claim 8,

           in which the memory means (12) comprise a third memory area (15), which third memory area (15) is designed for storing position data (PDA), which position data

15   (PDA) represent a position of the integrated circuit (2) on a wafer.

1/1



Fig.1

| Byte Number | UID0 | UID1 | UID2 | UID3 | UID4 | UID5 | UID6 | | |
|---|---|---|---|---|---|---|---|---|---|
| Contents | MDA | X7-X0 | Y7-Y0 | DIDA | C7-C0 | C15-C8 | X9X8 | Y9Y8 | C19-C16 |

Manufacturer
Code (MDA)

8 least
significant bits
x-coor. (PDA)

8 least
significant bits
y-coor. (PDA)

Test Site & Tester Nr. (DIDA)

16 least significant bits of
20bit Counter per Tester (CDA)

2 most significant
bits of x-coor. (PDA)

2 most significant
bits of y-coor. (PDA)

4 most
significant bits
of 20bit
Counter per
Tester (CDA)

Fig.2

# INTERNATIONAL SEARCH REPORT

**A. CLASSIFICATION OF SUBJECT MATTER**
IPC 7  G06F11/00    G06F11/273   H01L23/544

According to International Patent Classification (IPC) or to both national classification and IPC

**B. FIELDS SEARCHED**

Minimum documentation searched (classification system followed by classification symbols)
IPC 7  G06F  H01L  G11C

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, WPI Data, PAJ

**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

| Category ° | Citation of document, with indication, where appropriate, of the relevant passages | Relevant to claim No. |
|---|---|---|
| X | US 6 154 872 A (JONES CHRISTOPHER W) 28 November 2000 (2000-11-28) column 1, line 65 –column 2, line 22; figure 3 column 6, line 37 –column 7, line 55 ----- | 1–9 |

☐ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

° Special categories of cited documents :

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier document but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"&" document member of the same patent family

| Date of the actual completion of the international search | Date of mailing of the international search report |
|---|---|
| 22 November 2002 | 10/12/2002 |

| Name and mailing address of the ISA | Authorized officer |
|---|---|
| European Patent Office, P.B. 5818 Patentlaan 2 NL – 2280 HV Rijswijk Tel. (+31–70) 340-2040, Tx. 31 651 epo nl, Fax: (+31–70) 340-3016 | Absalom, R |

Form PCT/ISA/210 (second sheet) (July 1992)

| Patent document cited in search report | | Publication date | Patent family member(s) | Publication date |
|---|---|---|---|---|
| US 6154872 | A | 28-11-2000 | US    6442727 B1 | 27-08-2002 |